A method for improving the signal-to-noise ratio (SNR) of single-stage sigma-delta modulators (SDMs) with one-bit quantizer is presented. It is well known that uncertainties and noises are sources of error which cause performance degradation. Specifically, the modulators are naturally subject to analog mismatch in capacitor values and finite amplifier gain, which are manifested as parametric uncertainties of the SDMs, whereas the quantization error due to the coarse quantizer is modeled as a bounded-peak additive noise. Robust stability margin optimization and suppression of the output swing of the non-ideal integrators are also considered in the integral design. Based on a frequently used linear model, we propose a new architecture for the SDMs. The associated digital filter is determined by robust control theory. For numerical illustration, comparisons between the proposed SDM and the conventional one are made. It is shown that the proposed SDM has an effective resolution of 16 bits.
INTRODUCTION
analog to digital converters (ADCs) have demonstrated to be an attractive solution for the implementation of analogdigital interfaces in systems consisting of analog and digital components. Compared to Nyquist-rate ADCs, architectures present a better performance in terms of resolution, speed and power consumption with more robustness against the imprecision in circuit and inherent noises (Cherry et al., 2000) , (De La Rosa et al., 2002) , (Medeiro et al., 1999) . There are two architectures which are frequently used for SDMs: single-stage and multi-stage (or cascade or MASH) structures (Norsworthy et al., 1997) . In order to achieve high resolution with low OSR and to enhance modulator stability, multi-bit quantizer is normally employed. However, like the inevitable mismatch of the analog components, the non-ideality of multi-bit quantization causes signal distortion and degrades the performance of the modulators. Recently, there are some research works presenting different digital techniques for correcting errors in mash ADC's, such as adaptive filter approach (Cauwenberghs et al., 2000) , (Kiss et al., 2000) , robust control approach (Gani, 2005) , (Yang et al., 2006) , and the other techniques (Leger et al., 2004) , (Siragusa et al., 2000) , (Plekhanov et al., 2003) , (Yu, Shiang-Hwua, 2006) . Stability analysis and design of a single-stage modulator using sliding mode control approach has been addressed in (Plekhanov et al., 2003) , (Yu, Shiang-Hwua, 2006) . In this work, we focus on a single-stage second-order SDM subject to analog imperfections, such as finite amplifier gain and capacitor value mismatch. Only one-bit quantizer is used. We propose to design a digital filter based on robust control theory to compensate the performance degradation due to the analog imperfection and the coarse quantizer, meanwhile, to improve the SNR.
The remainder of this paper is organised as follows. In Section 2, a brief review for modulators and robust control technique which will be used is provided. The design objectives of this paper are formally stated. In Section 3 we proposed a new architecture for the SDM with analog imperfections. These imperfections are modelled as parametric uncertainties. The control strategies are explained.
Finally, the digital filter design problem is cast in H-infinity control formulation and solved. The simulation results are presented in Section 4. Conclusions are provided in Section 5.
PRELIMINARIES AND PROBLEM STATEMENT
In this section, a brief introduction of the second-order sigma-delta modulators and the H ∞ control theory are presented. Next, the robust filter design problem we consider is formally stated.
Second-Order Sigma-Delta Modulators
A conventional second-order modulator is depicted in Fig.  1 
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where b f represents the baseband frequency, ∆ is the quantization step, N is the order of the quantizer used, and OSR is the oversampling rate . Accordingly, the SNR of a second-order modulator is given by 
Equivalently, 6.02 11.14 50 log
It is evident that the increase of the quantizer order N and/or the OSR would lead to higher SNR. But (7) is derived assuming perfect analog components. It is known that the modulator is, however, sensitive to imperfections in the analog components (Norsworthy et al., 1997) , (Cauwenberghs et al., 2000) . For example, two common sources of error are finite amplifier gain and mismatch in capacitor values, which are manifested as uncertainties in the gains and poles of the integrators (Norsworthy et al., 1997) , (Gani, 2005) . The non-ideality of the integrators certainly would alter the transfer functions STF and NTF (see (1), (2)), consequently affecting the SNR performance (by (4)-(6)), which makes it difficult to establish a simple relationship between the factors. Worst of all, it degrades the performance. ( 1) (
A brief
The symbol K denotes a dynamic controller of the form
, to be designed. w represents the exogenous inputs such as disturbances, reference commands, and the auxiliary signals from the uncertainties; z denotes the observed signal; the vector of measurements and control inputs are denoted by y and u , respectively. The so called optimal H ∞ control problem is to determine a stabilizing controller so that the closed-loop transfer function z w T is minimized. A variety of engineering problems, such as robust stability margin optimization, noise attenuation, etc, can be cast into this formulation. Specifically, when there is a parametric perturbation connecting z and w , and there exists a stabilizing controller K such that z w T γ ∞ < , this implies that the robust stability margin is at least 1 / γ , i.e., the perturbed system remains stable when the size of the perturbation is no greater than 1 / γ . For the problem of noise attenuation with bounded peak noise w , for example the quantization error, minimization of the H ∞ norm of the transfer function z w T leads to reduction of the power of z due to the noise.
Goal
The goal of this paper is, from the control's point of view, to design a robust digital filter to achieve the following objectives: (a) Robust Stability: the closed-loop stability of the compensated modulator should be guaranteed for a range of parameter variations arising from analog mismatch, such as finite gain of the amplifiers and capacitor ratio mismatch. (b) Signal tracking: the compensated modulator should be able to track the test sinusoidal input. (c) Noise attenuation: the effect of the quantization error should be attenuated.
(d) Output swing suppression: The output of the critical integrator (the first one) is suppressed such that its peak value is below the integrator saturation level so as to prevent signal clipping.
Note that accomplishment of the objectives (b) and (c) is supposed to be able to improve the SNR, which will be explained in the sequel.
MAIN RESULTS
In this section we present a robust digital filter design for a second-order modulator with analog imperfections such as finite gain of the amplifiers and capacitor ratio mismatch. The proposed digital compensated system configuration is depicted in Fig. 3 , where i H , 1, 2 i = , are the non-ideal (discrete-time) integrators due to the analog imperfections, and K is a robust digital filter to be determined. By experience, the first integrator i H is the most critical part of the modulator. Therefore, the non-ideal integrator model is only assumed for the first integrator. Specifically, Therefore, p δ equals zero for the ideal case where V A is infinite, and is usually a small positive number (less than one) for the cases where the amplifier gain is finite. We propose to design a digital filter that achieves the design objectives described in Section 2.3. For the purpose of signal tracking, an internal model IM K expressed as
which consists of two integrators is included in the robust filter K. With this, under the closed-loop stability assumption, the steady-state error ( ) e ∞ due to step or ramp type input X would be completely eliminated. Furthermore, making the error e small implies that the output Y keeps tracking the scaled input 2 a X ; hence the output is dominated by the input signal, which in turn implies good SNR. The quantization error arises from the operation of the quantizer is modelled as an additive bounded-peak disturbance added to the output of the second integrator. To reduce the output swing of the first integrator due to the quantization error, the idea is to minimize its contribution to the signal 1 u in the power sense; hence the power propagating through the first integrator is reduced. This can be done by designing a filter to minimize the H ∞ norm of the transfer function from E to T is also to be minimized. For better loop characteristics, the weighing function W is introduced; see e.g., (Zhou et al., 1998) Accordingly, the robust digital filter design problem is formulated as the following H ∞ control problem:
By the small gain theorem, if K 1 is determined such that the closed-loop system is stable and its H-infinity norm is less than γ , then it is guaranteed that the closed-loop system is stable against the uncertainties with sizes not greater than 1 / γ . The problem can be efficiently solved by the MATLAB command dhinflmi (Gahinet et al., 1995) . The resulting filter is given by
SIMULATIONS
In this section, numerical simulations are carried out and validated with MATLAB/SIMULINK for a second-order modulator with 1-bit quantizer (Gahinet et al., 1995) , (Schreier, 2004) . Specifically, the modulator of this experiment is aimed at applying to an audio system with bandwidth 25 kHz. The over-sampling ratio (OSR) is chosen to be 256, and the path coefficients are chosen as 1 0.5 a = , (8)), corresponding to insufficient op amplifier gain and capacitor ratio mismatch. In the following, three kinds of imperfections associated with integrator gains and poles are considered: (i) α =1-1/1000, β =1-1/1000; (ii) α =1-1/500, β =1-1/500; (iii) α =1-1/300, β =1-1/300. Note that in case (iii) α is close to the estimated stability margin. Table 1 shows the output swing range of the integrators and the SNR value for 0.1 volt input. It can be seen that for all of the three cases the worst case full-scale output swing range of the critical integrator (the first integrator) is reduced from 1.23 to 1.09 (11.38% reduction) by the proposed robust control technique. In Fig. 4 , the results of the output power spectrum density (PSD) when the 6250Hz sinusoidal input with amplitude 0.1 volt is applied confirm good signal tracking and noise attenuation properties of the proposed robust SDM, which in turn gives better calibration than the conventional SDM. In particular, this is true for the case with more severe analog imperfections, i.e., case (iii). Furthermore, Fig. 5 show the resulting SNR versus input amplitude. It can be seen that in terms of SNR the proposed robust SDM outperforms the conventional SDM for various input amplitudes under consideration. In Table 2 , it is shown that the peak SNR value of each individual case increases at least 10dB by the proposed robust control approach. By (7) this yields an effective resolution of 16 bits. We, therefore, conclude that the proposed robust SDM (with one-bit quantizer) provides a high performance design with less cost than the conventional SDM with multi-bit quantizer. 
CONCLUSIONS
A novel digital filter design has been presented for one-bit modulators subject to analog mismatch in capacitor values and finite amplifier gain. For simplicity, a secondorder loop is considered. The problem of designing a digital filter to achieve high SNR and reduced signal swing for the SDM has been converted into a robust control problem of signal tracking and noise attenuation. New architecture based on internal model has been presented for signal tracking purpose, which together with the noise attenuation ability of the proposed scheme improves the SNR and suppresses the output swing of the critical integrator of the SDM. Simulation results for the cases of parameter excursions under consideration show that a 10-dB improvement in the SNR (over the conventional approach) can be obtained by the proposed approach. An effective resolution of 16 bits can be obtained for the cases of interest. Extension of the proposed approach to the higher order cases is straightforward. 
